Minimig AGA MiSTer Core ported to DR1-SoC FPGA board as well:

Check out on DE1-SoC Github repository and wiki:

https://github.com/MiSTer-DE1-SoC/Main_MiSTer/wiki