RISC-V is an open-source hardware instruction set architecture (ISA) based on established reduced instruction set computer (RISC) principles, but which we now hope
[...]
All existing and ported cores are backward compatible with the new MiSTer menu. You can download from Github: https://github.com/MiSTer-DE10-Standard/Main_MiSTer/wiki
[...]